

Designing Analog Switches

Designing Analog Switches

By

K.C. Selvam

**Cambridge
Scholars
Publishing**



Designing Analog Switches

By K.C. Selvam

This book first published 2026

Cambridge Scholars Publishing

Lady Stephenson Library, Newcastle upon Tyne, NE6 2PA, UK

British Library Cataloguing in Publication Data

A catalogue record for this book is available from the British Library

Copyright © 2026 by K.C. Selvam

All rights for this book reserved. No part of this book may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without the prior permission of the copyright owner.

ISBN: 978-1-0364-6559-9

ISBN (Ebook): 978-1-0364-6560-5

Dedicated to my loving wife
S. Latha (late)

CONTENTS

Preface	x
Chapter 1	1
Introduction to Analog Switches	
1.1 Transistor Switches	1
1.2 FET Switches	3
1.3 MOSFET Switches	4
1.4 CD4066	5
1.5 DG 201	7
1.6 555 Timer	7
Chapter 2	10
Waveform Generators	
2.1 Voltage to Period Converter	10
2.2 Voltage to Frequency Converter	12
2.3 Voltage Controlled Function Generator – I	14
2.4 Voltage Controlled Function Generator – II	17
Chapter 3	21
Analog Multipliers	
3.1 Saw Tooth Wave Referenced TDM	21
3.2 Triangular Wave Referenced TDM	23
3.3 TDM Using No Reference – Type I	25
3.4 TDM Using No Reference – Type II	27
3.5 TDM Using 555 Astable Multivibrator	29
3.6 TDM Using 555 Monostable Multivibrator	33
3.7 Pulse Position Peak Detecting Multiplier	37
3.8 Peak Detecting Multiplier Using V/F and F/V Converters	39
3.9 Multiplier From 555 Astable	43
3.10 Multiplier From 555 Monostable	45
Chapter 4	48
Analog Dividers	
4.1 Saw Tooth Wave Referenced TDD	48
4.2 Triangular Wave Referenced TDD	50
4.3 TDD Using No Reference – Type I	52

4.4 TDD Using No Reference – Type II	54
4.5 TDD Using 555 Astable Multivibrator	57
4.6 TDD Using 555 Monostable Multivibrator.....	60
4.7 Pulse Position Peak Responding Dividers	63
4.8 Peak Detecting Divider Using V/F and V/T Converters.....	65
4.9 Divider From 555 Astable Multivibrator	70
4.10 Divider From 555 Monostable Multivibrator.....	72
 Chapter 5	 74
Multiplier-cum-dividers	
5.1 Saw Tooth Wave Referenced MCD.....	75
5.2 Triangular Wave Referenced MCD	78
5.3 MCD using 555 Astable Multivibrator	81
5.4 MCD using 555 Monostable Multivibrator.....	83
5.5 Double Dual Slope Peak Responding Mcds With Fbc.....	86
5.6 Double Dual Slope Mcds Using Flip Flop	90
5.7 Pulse Position Peak Responding Mcds	93
5.8 Peak Responding Mcds Using Voltage Tunable Astable Multivibrator	97
5.9 Multiplier Cum Divider From 555 Astable Multivibrator.....	100
5.10 Multiplier Cum Divider From 555 Monostable Multivibrator..	102
 Chapter 6	 105
Analog Square Rooters	
6.1 Saw Tooth Wave Referenced Square Rooter	105
6.2 Triangular Wave Referenced Square Rooter	107
6.3 Square Rooter Using No Reference – Type I.....	110
6.4 Square Rooter Using No Reference – Type II	112
6.5 Double Dual Slope Peak Responding Square Rooters with FBC .	114
6.6 Double Dual Slope Peak Responding Square Rooters Using Flip Flop	117
6.7 Pulse Position Peak Responding Square Rooter	120
6.8 Peak Detecting Square Rooters Using V/F and F/V Converters.	123
6.9 Square Rooter From 555 Astable Multivibrator.....	127
6.10 Square Rooter From 555 Monostable Multivibrator.....	129
 Chapter 7	 131
Square Root of Multiplication	
7.1 Sawtooth Wave Referenced SRM.....	132
7.2 Triangular Wave Referenced SRM.....	134
7.3 Time Division SRM With No Reference – Type I.....	137

7.4 Time Division SRM With No Reference – Type II	140
7.5 Double Dual Slope Peak Responding SRM Using FBC	143
7.6 Double Dual Slope Peak Responding SRM Using FF	146
7.7 Pulse Position Peak Responding Srms.....	150
7.8 Peak Responding SRM Using Voltage Tunable Astable	154
7.9 SRM Using 555 Astable	157
7.10 SRM using 555 monostable	159
 Chapter 8	 162
Vector Magnitude Circuits	
8.1 Sawtooth Wave Referenced VMC	163
8.2 Triangular Wave Referenced VMC	166
8.3 Time Division VMC With No Reference Type I.....	170
8.4 Time Division VMC With No Reference Type II.....	174
8.5 Double Dual Slope Peak Responding VMC Using FBC	177
8.6 Double Dual Slope Peak Responding VMC Using FF	181
8.7 Pulse Position Peak Responding Vmcs.....	184
8.8 Peak Responding VMC Using Voltage Tunable Astable	189
 Chapter 9	 194
Logic Gates and Combinational Circuits	
9.1 NOT Gate.....	195
9.2 AND Gate	197
9.3 OR Gate	199
9.4 NAND Gate	202
9.5 NOR Gate	205
9.6 Ex-OR Gate.....	207
9.7 Ex-NOR Gate.....	210
9.8 Half Adder	212
9.9 Nor Gate as Universal Gate	215
 Chapter 10	 220
Flip Flops	
10.1 SR Flip Flop.....	220
10.2 Clocked RS Flip Flop.....	226
10.3 D Flip Flop.....	232
10.4 JK Flip Flop	236
10.5 T Flip Flop	240
10.6 Master-Slave JK Flip Flop	245

PREFACE

The most popular analog switch ICs CD4066 and DG 201 are used for many electronic circuits. This book explains how they are used for (i) analog function circuits and (ii) digital circuits.

I am highly indebted to my

- (i) Mentor Prof. Dr. V.G.K. Murti who taught me about Function Circuits
- (ii) Philosopher Prof. Dr. P. Sankaran who taught me measurements and instrumentation
- (iii) Teacher Prof. Dr. K. Radha Krishna Rao who taught me operational amplifiers
- (iv) Gurunather Prof. Dr. V. Jagadeesh Kumar who guided me in the proper way of the scientific world
- (v) Trainer Dr. M. Kumaravel who trained me to do experiments with analog switches
- (vi) Promoter Prof. Dr. Bhaskar Ramamurthi who promoted me to a higher post in IIT Madras
- (vii) Director Prof. Dr. V. Kamakoti who motivated me to do this work
- (viii) Encourager Prof. Dr. Enakshi Bhattacharya who encouraged me to get this result
- (ix) Leader Prof. Dr. Devendra Jalihal who kept me in a happy and peaceful official atmosphere
- (x) Supervisor Prof. Dr. Nagendra Krishnapura who monitored all my research work at IIT Madras

I also thank my friends Prof. Dr. R. Sarathi, Dr. Balaji Srinivasan, Dr. T.G. Venkatesh, Dr. Bharath Bhikkaji, Dr. Bobey George, Dr. S. Anirudhan, Dr. Aravind and Mrs. T. Padmavathy for their constant encouragement throughout my research work. I thank all other staff, students, and faculty of Electrical Engineering Department, Indian Institute of Technology Madras, for their immense help during the experimental setups, manuscript preparation and proof readings.

CHAPTER 1

INTRODUCTION TO ANALOG SWITCHES

An analog switch (or a "switch") is a switching device capable of switching or routing analog signals which can have any level within a specified legal range, based on the level of a digital control signal. Commonly implemented using a "transmission gate," an analog switch performs a function similar to that of a relay. For example, an analog switch can turn an audio signal on or off based on a MUTE signal; or analog switches could send one of two signals to a headphone amplifier. They are most commonly implemented using CMOS technology integrated circuits.

1.1 Transistor Switches

Figure 1.1 shows simple transistor shunt switch. Let $V_C = \text{HIGH}(+V_{CC})$, the transistor base emitter terminals are forward biased and hence it is ON.

$V_{BE} = 0.7V$ for silicon transistor and $0.3V$ for germanium transistor,

$$V_{CE} \approx 0V$$

$$I_C = \frac{V_1}{R_C}$$

$$I_C = \beta I_B$$

$$V_O \simeq 0V$$




Fig. 1.1 transistor shunt switch




Fig. 1.2 transistor series switch

Let $V_C = \text{LOW}$ ($-V_{CC}$), the transistor base emitter terminals are reverse biased and hence it is OFF,

$$I_B = 0$$

$$V_{CE} \approx V_I$$

$$I_C = 0$$

$$V_O \approx V_{CE} = V_I$$

From the above it is understood that when control input V_C is HIGH, output voltage is zero volts and when control input V_C is LOW, the output voltage is approximately equal to input voltage.

Figure 1.2 shows a transistor series switch. If control input V_C is HIGH ($+V_{CC}$), transistor base emitter junction is forward biased and it is ON,

$$V_E \simeq V_I$$

$$V_O = V_I$$

Next, if control input V_C is LOW ($-V_{CC}$), transistor's base emitter junction is reverse biased and hence it is OFF,

$$I_B = 0$$

$$V_E \neq V_I$$

$$V_O = 0$$

From the above discussions, it is understood that when control input V_C is HIGH, the transistor is ON and output voltage is the input voltage. When control input V_C is LOW, the transistor is OFF and the output voltage is zero volts.

1.2 Jfet Switches

Fig. 1.3(a) shows Junction Field Effect Transistor (JFET) as a series switch. If control input is HIGH($+V_{CC}$), zero volts will exist on gate terminal, JFET is ON and acts as a closed switch. $OUT \sim IN$. If the control input CON is LOW($-V_{CC}$), negative voltage will exist on gate terminal, JFET is OFF and acts as an open switch. $OUT \sim 0$.

Fig. 1.3(b) shows a JFET shunt switching circuit. If control input CON is HIGH($+V_{CC}$), zero volts will exist on gate, FET is ON and zero volts will be the output. $OUT \sim 0$. If the control input CON is LOW($-V_{CC}$), negative voltage will exist on gate terminal, the FET operated on cut-off region and acts as an open circuit. The output will be $OUT \sim IN$.




Fig. 1.3(a) JFET series switch




Fig. 1.3(b) JFET shunt switch

1.3 Mosfet Switches

Fig. 1.4(a) shows a MOSFET series switch. If the control input is HIGH($+V_{DD}$), the channel resistance becomes very small and allows maximum drain current to flow. This is the saturation mode and the MOSFET is completely ON and acts as a closed circuit $OUT \sim IN$. If the control input is LOW(V_{SS}), the channel resistance becomes HIGH and no current flows from drain. This is a cut off region and MOSFET is completely OFF and acts as an open switch. $OUT \sim 0$.




Fig. 1.4(a) MOSFET series switch




Fig. 1.4(b) shows a MOSFET shunt switch. If the control input is HIGH(+ V_{DD}), the channel resistance becomes very small and allows maximum drain current to flow. This is the saturation mode and the MOSFET is completely ON and acts as a closed circuit. $OUT \sim 0$. If the control input is LOW(V_{SS}), the channel resistance becomes HIGH and no current flows from the drain. This is a cut off region and MOSFET is completely OFF and acts as an open switch. $OUT \sim IN$.

1.4 CD 4066

The symbol of an analogue switch is shown in Fig. 1.5. It has three terminals, CON, IN/OUT and OUT/IN. If control (CON) pin is LOW, the switch S_1 is opened so that IN/OUT and OUT/IN terminals are disconnected. If the control (CON) pin is HIGH, the switch S_1 is closed so that IN/OUT and OUT/IN terminals are connected together. Analog switches are available in an IC PACKAGE of CMOS CD4066 IC. The pin details of this CD4066 IC are given in Fig. 1.6.

It has three terminals, CON, IN/OUT and OUT/IN. If control (CON) pin is HIGH, the switch S_1 is opened so that IN/OUT and OUT/IN terminals are disconnected. If the control (CON) pin is LOW, the switch S_1 is closed so that IN/OUT and OUT/IN terminals are connected.




Fig. 1.5 non-inverted controlled switch symbol




Fig. 1.6 pin details of CD 4066 IC




Fig. 1.7 inverted controlled switch symbol




Fig. 1.8 pin details of DG201 IC

1.5 DG 201

The symbol of an inverted controlled analogue switch is shown in Fig. 1.7. Inverted controlled analogue switches are available in an IC PACKAGE of DG201 IC. The pin details of this DG201 IC are given in Fig. 1.8.

1.6 555 Timer

555 Timer is a highly stable IC for generating accurate time delay or oscillation. The IC 556 contains two 555 timers and is a 16 pin DIP IC. 555 is 8 pin DIP IC. Its pin detail is shown in Figure. 1.9. 555 timer will provide time delay ranging from microseconds to hours.




Fig. 1.9 Pin details of 555 timer

Meanings of Pin Connections of IC 555




Fig. 1.10 Functional diagram of 555 timer

Figure 1.10 shows functional diagram of 555 timer. The resistors R_1 , R_2 and R_3 are used as voltage divider and provides voltage reference (i) $\frac{2}{3} V_{CC}$ for

upper comparator CMP_1 and (ii) $\frac{1}{3} V_{CC}$ for lower comparator CMP_2 .

Initially when the power supply switch is on, the output of upper comparator CMP_1 will be LOW, i.e. $R = 0$, the output of lower comparator CMP_2 will be HIGH, i.e. $S = 1$. The flip flop outputs are $Q = 1$ and $Q' = 0$. The timer

output at pin 3 will be HIGH, transistor Q_1 is OFF and hence the discharge pin 7 is at open position. Let the threshold pin 6 and trigger pin 2 be tied together and a rising voltage is applied to these connected pins 2 and 6. When the rising voltage is increased above $2V_{CC}/3$, the output of upper comparator CMP_1 becomes HIGH, i.e. $R = 1$, the output of lower comparator CMP_2 becomes LOW, i.e. $S = 0$. The flip flop outputs are $Q = 0$ and $Q' = 1$. The timer output at pin 3 will be LOW, transistor Q_1 is ON and hence the discharge pin 7 is at GND potential. Now let us change the rising voltage into falling voltage and when falling voltage goes below $1/3 V_{CC}$, the output of upper comparator CMP_1 becomes LOW, i.e. $R = 0$, the output of lower comparator CMP_2 becomes HIGH, i.e. $S = 1$. The flip flop outputs are $Q = 1$ and $Q' = 0$. The timer output at pin 3 will be HIGH, transistor Q_1 is OFF and hence the discharge pin 7 is at open position. The reset pin 4 is used to reset the flip flop if there are any overrides in the operation. The transistor Q_2 is working as a buffer to isolate the reset input from flip flop and transistor Q_1 . The transistor Q_2 is driven by an internal reference voltage V_{REF} obtained from V_{CC} . The different operation states of 555 timer are shown in Table I.

CHAPTER 2

WAVEFORM GENERATORS

The circuits which generate sine, square, pulse, saw tooth and triangular waveforms are discussed in this chapter. These waveforms are used in timing and control, signal carriers for information transmission and storage, sweep signals for information display, test signals for automatic test and measurement and audio signals for electronic music. The function of function generator is to produce a waveform of a particular frequency, amplitude, and shape and duty cycle. Sine wave oscillators are used to test the characteristics of low pass, high pass and band pass filters. Pulse waveforms are used to test digital circuits. Saw tooth and triangular waves are required to develop function circuits either internally or externally.

2.1 Astable Multivibrator

Fig. 2.1 shows an astable multivibrator using op-amp. Let us assume initially op-amp output is LOW (i.e. negative saturation). The voltage at non-inverting terminal will be,




Fig. 2.1 astable multivibrator

$$V_A = \beta(-V_{SAT})$$

$$\beta = \frac{R_1}{R_1 + R_2} \quad (2.1)$$

The voltage at inverting terminal V_B will be positive w.r.t V_A and its potential is decreasing, i.e. C_1 charges down through R_3 . When potential difference between the two input terminals approaches zero, the op-amp comes out of saturation. The positive feedback from the output to terminal V_A causes regenerative switching which drives the op-amp to positive saturation. Capacitor C_1 charges up through R_3 and V_B potential rises exponentially; when it reaches $V_B = \beta(+V_{cc})$ the circuit switches back to the state in which op-amp is in negative saturation. The sequence therefore repeats to produce square waveform of time period T at its output. The time period T is given as,

$$T = 2R_3C_1 \ln\left(1 + 2\frac{R_1}{R_2}\right) \quad (2.2)$$

Voltage to period converter: If in the astable multivibrator shown in Fig. 2.1, the R_2 terminal is removed from the output terminal and analog switches S_1 - S_2 are added between R_2 and output as shown in Fig. 2.2, then the circuit will work as voltage to time period converter. The time period T is given as,

$$T = V_i K_1 \quad (2.3)$$

Where K_1 is a constant depends on equation (2.2) and op-amp saturation voltage or supply voltage V_{cc} .




Fig. 2.2 voltage to period converter

Voltage to frequency converter: If in the astable multivibrator shown in Fig. 2.1, the R_3 terminal is removed from the output terminal and analog switches S_1 - S_2 are added between R_3 and output as shown in Fig. 2.3, then the circuit will work as a voltage to frequency converter. The frequency 'f' is given as,




Fig. 2.3 voltage to frequency converter

$$f = V_I K_1 \quad (2.4)$$

Where K_1 is a constant depends on equation (2.2) and op-amp saturation voltage or supply voltage V_{CC} .

2.2 Saw Tooth Wave Generators

Two circuits for generation of saw tooth wave are shown in Fig. 2.4 and their associated waveforms in Fig. 2.5. A saw tooth wave V_{S1} of peak value V_R and time period T is generated by these circuits.

In Fig. 2.4(a)

$$V_R = 2V_{BE} \quad (2.5)$$

$$T = 1.4R_1C_1 \quad (2.6)$$

In Fig. 2.4(b), if initially op amp OA_2 output is LOW, the switch S_1 is opened and the integrator formed by resistor R_1 , capacitor C_1 and op amp OA_1 integrates ($-V_R$) and its output is given as,




Fig. 2.4(a) Saw tooth wave generator – I




Fig. 2.4(b) Saw tooth wave generator – II




Fig. 2.5 Associated waveforms of Fig. 2.4

$$V_{S1} = -\frac{1}{R_1 C_1} \int -V_R dt$$

$$V_{S1} = \frac{V_R}{R_1 C_1} t \quad (2.7)$$

A positive going ramp is generated at the output of op amp OA₁ and when it reaches the value of reference voltage +V_R the comparator OA₂ output becomes HIGH. The switch S₁ is closed and shorts capacitor C₁ and hence integrator output becomes zero. Then comparator output is LOW and the sequence therefore repeats to give a perfect saw tooth wave V_{S1} of peak value V_R at the output of op – amp OA₁. From equation (2.7), Fig. 2.5 and the fact that at t= T, V_{S1} = V_R.

$$V_R = \frac{V_R}{R_1 C_1} T$$

$$T = R_1 C_1 \quad (2.8)$$

2.3 Function Generator – Type I

A triangular wave V_{T1} with ±V_T peak to peak value and time period T is generated by the triangular wave generator shown in Fig. 2.6 and its associated waveforms are shown in Fig. 2.7.

The output of op amp OA₁ is a triangular wave V_{T1} with ±V_T peak values and time period of T. Let initially the comparator OA₂ output be LOW(-V_{SAT}), the output of integrator composed by op-amp OA₁, resistor R₁ and capacitor C₁, is given as,

$$V_{T1} = -\frac{1}{R_1 C_1} \int -V_{SAT} dt = \frac{V_{SAT}}{R_1 C_1} t \quad (2.9)$$

The integrator output is rising towards positive saturation and when it reaches a value +V_T, the comparator output becomes HIGH(+V_{SAT}). The output of integrator composed by op-amp OA₁, resistor R₁ and capacitor C₁, is given as,

$$V_{T1} = -\frac{1}{R_1 C_1} \int +V_{SAT} dt = -\frac{V_{SAT}}{R_1 C_1} t$$

Now the output of integrator is changing its slope from $+V_T$ towards $(-V_T)$ and when it reaches a value ' $-V_T$ ', the comparator output becomes LOW ($-V_{SAT}$) and the sequence therefore repeats to give (i) a triangular waveform V_{T1} with $\pm V_T$ peak to peak values at the output of op-amp OA_1 and (ii) a square waveform V_C with $\pm V_{SAT}$ peak to peak values at the output of comparator OA_2 .

From the waveforms shown in Fig. 2.7, from equation (2.9) and the fact that at $t = T/2$, $V_{T1} = 2V_T$

$$2V_T = \frac{V_{SAT}}{R_1 C_1} \frac{T}{2}$$

$$T = \frac{4V_T R_1 C_1}{V_{SAT}} \quad (2.10)$$

When the comparator OA_2 output is LOW ($-V_{SAT}$), the effective voltage at non-inverting terminal of comparator OA_2 will be by superposition principle,

$$\frac{(-V_{SAT})}{(R_2 + R_3)} R_2 + \frac{(+V_T)}{(R_2 + R_3)} R_3$$

When this effective voltage at non-inverting terminal of comparator OA_2 becomes zero,

$$\frac{(-V_{SAT})R_2 + (+V_T)R_3}{(R_2 + R_3)} = 0$$

$$(+V_T) = (+V_{SAT}) \frac{R_2}{R_3}$$

When the comparator OA_2 output is HIGH ($+V_{SAT}$), the effective voltage at non-inverting terminal of comparator OA_2 will be by superposition principle,

$$\frac{(+V_{SAT})}{(R_2 + R_3)} R_2 + \frac{(-V_T)}{(R_2 + R_3)} R_3$$

When this effective voltage at non-inverting terminal of comparator OA₂ becomes zero,

$$\frac{(+V_{SAT})R_2 + (-V_T)R_3}{(R_2 + R_3)} = 0$$

$$(-V_T) = (-V_{SAT}) \frac{R_2}{R_3}$$

$$\pm V_T = \pm V_{SAT} \frac{R_2}{R_3} \approx 0.76(\pm V_{CC}) \frac{R_2}{R_3}$$

(2.11)

From equation (2.10) and (2.11), time period T of the generated triangular/square waveforms is given as,

$$T = 4R_1C_1 \frac{R_2}{R_3} \quad (2.12)$$




Fig. 2.6 triangular wave generator




Fig. 2.7 associated waveforms of Fig. 2.6

The triangular wave generator shown in Fig. 2.6 can be converted into voltage-controlled function generator by adding an analog switch between comparator and integrator as shown in Fig. 2.8.

$$T = \frac{4V_T R_1 C_1}{V_I} \tag{2.23}$$

$$T = \frac{4R_1 C_1}{V_I} \frac{R_2}{R_3} \tag{2.24}$$




Fig. 2.8 Function Generator

2.4 Function Generator – Type II

The circuit diagram of the function generator – type II is shown in Fig. 2.9 and its associated waveforms are shown in Fig. 2.10.




Fig. 2.9




Fig. 2.10 Associated Waveforms of Fig. 2.9

Let initially the SR flip flop output Q be LOW. The switches S_1 - S_2 select $-V_1$ (switches S_1 is closed and S_2 is opened). $-V_1$ will be given to the integrator formed by OA_2 , resistor R and capacitor C . Its output will be,

$$V_{T1} = -\frac{1}{RC} \int -V_1 dt = \frac{V_1}{RC} t \tag{2.25}$$

The output of integrator OA2 is a positive going ramp. When the output of the integrator exceeds the other input voltage V_2 , SR Flip flop output Q is set to HIGH by the comparator OA3. The switches S_1 - S_2 select $+V_1$ (switches S_1 is opened and S_2 is closed) and $+V_1$ is given to the integrator OA2. Now the integrator output will be,

$$V_{T1} = -\frac{1}{RC} \int V_1 dt = -\frac{V_1}{RC} t \quad (2.26)$$

The output of integrator is changing its slope from positive to negative. When the output of the integrator exceeds the input voltage $-V_2$, SR flip flop output 'Q' will be reset to LOW by the comparator OA4 and the cycle therefore repeats. From the equation (2.26) and from the waveforms shown in Fig. 2.10 at $t = T/2$, $V_T(t) = 2V_2$

$$2V_2 = \frac{V_1}{2RC} T \quad (2.27)$$

$$T = \frac{V_2}{V_1} 4RC \quad , \quad f = \frac{V_1}{V_2} \frac{1}{4RC} \quad (2.28)$$

Worked Examples

2.1 Design a square wave generator for frequency of 1KHz. Power supply voltage of $\pm 15V$.

The square wave generator or astable multivibrator is given in Fig. 2.1. From equation (2.2),

$$T = 2R_3 C_1 \ln\left(1 + 2 \frac{R_1}{R_2}\right)$$

Given; frequency = 1kHz

$$T = 1/f = 1\text{mS}$$

$$\text{Let } R_2 = 1.16R_1$$

$$\text{Let } R_1 = 10K, \text{ then } R_2 = 11.6K$$

$$T = 2R_3 C_1 \ln 2.7241 = 2R_3 C_1$$

$$R_3 = \frac{T}{2C_1}$$

Let $C_1 = 0.05\mu\text{F}$,

$$R_3 = \frac{1 \times 10^{-3}}{2 \times 0.05 \times 10^{-6}} = 10\text{K}$$

2.2 Design a saw tooth wave generator with peak value of 5V and time period of 1mS.

The saw tooth wave generator is shown in Fig. 2.5. Choose $V_R = 5\text{V}$ with LM3365V reference diode. Given: $T = 1\text{mS}$. Let $R_1 = 1\text{M}$.

From equation (2.8)

$$T = R_1 C_1, \quad C_1 = \frac{T}{R_1} = \frac{1 \times 10^{-3}}{1 \times 10^6} = 1\text{nF}$$