


The Burroughs Corporation and Its Innovative Architecture

The Burroughs Corporation and Its Innovative Architecture

By

Stephen H. Kaisler

**Cambridge
Scholars
Publishing**



The Burroughs Corporation and Its Innovative Architecture
Series: Historical Computing Machine Series

By Stephen H. Kaisler

This book first published 2022

Cambridge Scholars Publishing

Lady Stephenson Library, Newcastle upon Tyne, NE6 2PA, UK

British Library Cataloguing in Publication Data
A catalogue record for this book is available from the British Library

Copyright © 2022 by Stephen H. Kaisler

All rights for this book reserved. No part of this book may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without the prior permission of the copyright owner.

ISBN (10): 1-5275-8457-7

ISBN (13): 978-1-5275-8457-0

TABLE OF CONTENTS

List of Figures.....	xvii
List of Tables.....	xxi
Acknowledgements	xxv
Introduction	1
The Burroughs Corporation.....	1
Chapter One.....	7
Early Burroughs Computers	7
1.1 Burroughs E101	7
1.2 E102/103.....	11
1.3 E101 Instruction Set.....	13
1.4 E101/E102/ E103 Assessment	14
1.5 B100/B200/B300 Series	15
1.6 Early Computer Systems Assessment.....	18
Chapter Two.....	19
Burroughs B205.....	19
2.1 B205 System Configuration.....	21
2.2 B205 System Architecture	23
2.2.1 B205 Registers	24
2.2.2 Magnetic Drum Memory.....	26
2.2.3 Checking Facilities.....	28
2.2.4 B205 Magnetic Tape System	28
2.2.5 B205 Datafile	30
2.3 B205 Instruction Set	31
2.3.1 Transfer Information Instructions	32
2.3.2 Arithmetic Instructions	33
2.3.3 Using the B Register	34
2.3.4 Branching Instructions	34
2.3.5 I/O Instructions	35
2.4 B205 Software	37
2.4.1 The Star 0 Assembler.....	37

2.4.2 Shell Assembler	37
2.4.3 FORTRANSIT	38
2.4.4 Algol 58	39
2.5 Programming the B205	40
2.6 B205 Sites	41
2.7 B205 Emulator	41
2.7 Burroughs 205 at American Computer Museum	42
2.8 The B205 – A Movie Star	43
2.9 B205 Assessment	43
Chapter Three	44
Burroughs B220	44
3.1 B220 System Architecture	47
3.1.1 Control Console	48
3.1.2 B220 Registers	51
3.1.3 Arithmetic and Control Unit Information Flow	52
3.1.4 Magnetic Tape Subsystem	53
3.1.5 Paper Tape Reader	59
3.1.6 Paper Tape Punch or Printer	61
3.1.7 The Cardatron	61
3.1.8 High-Speed Printer	63
3.2 B220 Instruction Set	65
3.3 B220 Usage	71
3.4 B220 Software	72
3.4.1 BALGOL at Stanford University	72
3.4.2 STAR II	73
3.5 B220 Assessment	76
Chapter Four	77
Burroughs B2xx Family	77
4.1 B2xx Series System Architecture	80
4.1.1 Central Processor	80
4.1.2 Main Memory	80
4.1.3 Disk File System	80
4.1.4 Data Communications System	80
4.1.5 B2x0 Operator Console	81
4.1.6 Optional Modules	82
4.2 B2xx Instructions	83
4.2.1 Input/Output Instructions	84
4.2.2 Arithmetic Instructions	87
4.2.3 Control Instructions	88

4.2.4 Editing Instructions	91
4.2.5 Improved Model 0 Instructions	91
4.3 B2x3 Systems	93
4.3.1 B2X3 Instructions	94
4.4 B270 and English Banking	96
4.5 B300 Family	97
4.6 B2x0/B300 Family Assessment.....	98
Chapter Five	99
Burroughs 700 Series	99
5.1 System Configuration	99
5.2 B720 System Architecture	100
5.2.1 Logic Unit	101
5.2.2 Main Memory	102
5.2.3 Memory Control Unit.....	105
5.2.4 Control Unit	106
5.2.5 I/O Control	107
5.2.6 Operator Console	108
5.3 Mass Storage.....	108
5.4 Magnetic Tape Subsystems.....	109
5.5 Unit Record Peripherals.....	109
5.6 Data Communications Subsystems.....	110
5.6.1 B352 Communications Processor	110
5.6.2 B351 Data Communications System.....	112
5.7 Optional Devices.....	112
5.8 Programming the B720	113
5.8.1 Interpreters	114
5.8.2 Dynamic Interpreter Configurator.....	115
5.9 Virtual Machine Concept.....	115
5.10 B720 Software	116
5.10.1 Operating System.....	116
5.10.2 Initialization Programs	117
5.10.3 Utility Programs	117
5.10.4 Programming Languages	118
5.11 Instruction Set Architecture	119
5.12 B700 Assessment.....	119
Chapter Six	120
Burroughs 2x00/3x00	120
6.1 B2500/3500 System Architecture	123
6.1.1 Central Processor	124

6.1.2 Central Control.....	126
6.1.3 Registers.....	127
6.1.4 System Memory	127
6.1.5 Memory Addressing and Protection.....	129
6.1.6 I/O Systems	130
6.1.7 I/O Descriptors.....	131
6.1.8 Operator Console	132
6.1.9 Interrupts	132
6.1.10 Logical Units.....	132
6.1.11 Communications Systems	133
6.2 B2x00/3x00 Instruction Set	133
6.3 B2x00/3x00 and the Air Force.....	135
6.4 B2500/B3500 System Software.....	135
6.4.1 Master Control Program.....	136
6.4.2 A 1400 Language Translator.....	136
6.5 B2500/B3500 Programming Languages.....	137
6.6 B2700/B3700 Series	137
6.7 B4700 Series.....	138
6.8 B2900/B3900/B4900 Series	138
6.9 B2xxx/B3xxx/B4xx Series Assessment.....	139
Chapter Seven.....	140
Burroughs 5000 Series.....	140
7.1 B5500 System Architecture	145
7.1.1 Central Control Unit.....	146
7.1.1 Memory Exchange	146
7.1.2 I/O Exchange	147
7.1.3 System Control.....	147
7.2 Processors	147
7.2.1 Operating Modes.....	147
7.2.2 Processor States.....	149
7.2.3 Interrupts	150
7.2.4 I Register Usage	150
7.2.5 Processor Interrupts.....	150
7.2.4 Registers.....	152
7.3 Memory	156
7.3.1 E Register Usage.....	157
7.3.2 Tagged Words.....	158
7.3.3 Descriptors	159
7.3.4 The Stack	160
7.3.5 Program Reference Table.....	160

7.3.6 Program Segments	161
7.4 Input/Output System	162
7.4.1 I/O Control Unit	162
7.4.2 IOCU Operation	164
7.4.3 Load Operation	166
7.5 Display and Distribution Unit	167
7.6 B5x00 Instruction Set	167
7.6.1 Syllable Type	168
7.6.2 Syllable Execution	169
7.6.3 Subroutine Invocation	169
7.6.3 Relative Addressing	174
7.6.4 Operand Call Syllable	175
7.6.5 Descriptor Call Syllable	176
7.6.6 Literal Syllable	177
7.6.7 Operator Syllable	177
7.6.8 Programmed Operators	177
7.7 Peripherals	177
7.7.1 Burroughs Disk File	178
7.8 B5000 Program Structure	180
7.9 B5700 Time Sharing	181
7.9.1 Time Sharing System MCP	181
7.9.2 Input From Remote Terminals	182
7.10 B5900	183
7.11 Programming the B5000	184
7.11.1 Source Program Compilation	184
7.12 B5x00 Assessment	184
7.12.1 Commercial Innovations	185
7.12.2 High-Level Language Support	186
7.12.3 Tags	187
7.12.4 Descriptors	187
7.12.5 MultiProcessing	188
7.12.6 Hardware Implementation	188
7.12.7 B5500 Emulation Project	188
Chapter Eight	189
Burroughs 6000 Series	189
8.1 B6700 System Configuration	191
8.1.1 Central Processor	192
8.1.2 Clocks	193
8.1.3 Registers	194
8.1.4 B6700 Stack Mechanism	196

8.1.5 B6700 Tags	197
8.1.6 Data Addressing	198
8.2 Addressing	200
8.2.1 Control Words	201
8.2.2 Data Segment Descriptors	203
8.2.3 Code Segment Descriptors	206
8.2.4 ALGOL Program Execution	207
8.2.5 Multiple Stack Support	210
8.3 Processor Architecture	211
8.3.1 Program Controller	212
8.3.2 Transfer Controller	212
8.3.3 Arithmetic Controller	213
8.3.4 Internal Data Transfer Section	213
8.3.4 Process Handling	214
8.4 B6700 Memory Controller	215
8.4.1 Memory Area Allocation	216
8.4.2 Memory Protection	217
8.4.3 Scratchpad Memory	218
8.4.4. Local Memory	218
8.5 Interrupts	218
8.5.1 Operator Interrupts	219
8.5.2 Machine Condition Interrupts	220
8.5.3 External Interrupts	220
8.6 B6700 I/O Subsystem	221
8.6.1 Data Switching Channels	222
8.6.2 Data Communications Processor	223
8.6.3 Peripheral Controls	226
8.6.4 I/O Control Word	227
8.6.5 B6700 Mass Storage	229
8.7 B6900 Instruction Set Architecture	230
8.7.1 Instruction Types	231
8.7.2 Arithmetic Operators	232
8.7.3 Type-Transfer Operators	233
8.7.4 Logical Operators	234
8.7.5 Relational Operators	235
8.7.6 Branch Operators	235
8.7.7 Universal Operators	236
8.7.8 Store Operators	237
8.7.9 Stack Operators	238
8.7.10 Literal Call Operators	238
8.7.11 Index and Load Operators	238

8.7.12 Scale Operators	239
8.7.13 Bit Operators	240
8.7.14 Transfer Operators	240
8.7.15 String Transfer Operators.....	241
8.7.16 Compare Operators	242
8.7.17 Edit Operators	242
8.7.18 Pack Operators	243
8.7.19 Input Convert Operators.....	243
8.7.20 Subroutine Operators	244
8.7.21 Vector Mode Operators.....	245
8.7.22 Variant Mode Operators.....	247
8.7.23 Scan Operators	249
8.8 The B6800 System.....	249
8.9 The B6900 System.....	250
8.10 B6x00 Assessment.....	251
 Chapter Nine.....	 255
Burroughs 7x00 Series.....	255
9.1 B7700 Central Processor	257
9.2 Program Section.....	259
9.2.1 Program Control Unit.....	259
9.2.2 Program Buffer	261
9.2.3 Program Barrel.....	262
9.3 Execution Unit	264
9.3.1 Input Queues	264
9.3.2 Execution Unit Components	266
9.4 Data Reference Unit.....	269
9.4.1 Stack.....	269
9.4.2 Multiple Stacks	270
9.4.3 Memory Protection	271
9.4.4 Modes of Operation	272
9.5 Memory Modules.....	272
9.6 Input/Output Modules.....	273
9.6.1 IOM Commands.....	273
9.6.2 Performing I/O	274
9.6.3 I/O Subsystem Map.....	275
9.6.4 I/O Control Block.....	277
9.6.5 Dynamic Path Selections.....	277
9.7 Maintenance Diagnostic Unit	278
9.8 Disk File System.....	279
9.9 Data Communications Processor	279

9.10 Operator Console	279
9.11 Second Generation B7700 Machines	280
9.12 B7800.....	280
9.13 B7900.....	281
9.14 B7700 Assessment.....	281
Chapter Ten	282
Burroughs B8500.....	282
10.1 B8500 System Architecture	283
10.1.1 B8501 Central Processor Module	284
10.1.2 Instruction Processor	287
10.1.3 Communications Station	290
10.1.4 Scratchpad Memories.....	292
10.1.5 Stack.....	294
10.1.6 CP Registers.....	295
10.1.7 B8500 I/O Module	296
10.1.8 B8505 Memory Module.....	299
10.1.9 Console	300
10.2 B8500 Instructions.....	300
10.2.1 Fetch and Store Instructions.....	301
10.2.2 Jump Instructions	303
10.2.3 Stack Manipulation Instructions.....	304
10.2.4 Arithmetic Instructions.....	305
10.2.5 Logical Instructions.....	306
10.2.6 Field Instructions.....	307
10.2.7 Control Operations.....	308
10.2.8 Instruction Analysis	309
10.3 I/O System	310
10.3.1 B8500 Controller Module	310
10.3.2 B8500 Disk File	310
10.4 B8500 Operating System	310
10.4.1 Service Routines	311
10.4.2 Dynamic Allocation of Equipment	311
10.4.3 Scheduling.....	311
10.4.4 CHORE.....	313
10.4.5 Collector/Scheduler.....	314
10.4.6 Interpreter/Controller	314
10.5 ESP Service Routines	315
10.5.1 File Management.....	315
10.5.2 Memory Allocation	318
10.5.3 Disk Allocation	319

10.6 System Software	319
10.7 Program Structure	320
10.7.1 Program Segments	321
10.7.2 Data Segments.....	321
10.7.3 Operand Stack Extension	322
10.7.4 Working Storage Section	322
10.7.5 Program Reference Table.....	322
10.7.6 File List	323
10.7.7 CHORE Working Area	323
10.8 Burroughs and Banking	324
10.9 B8500 Assessment.....	325
 Chapter Eleven	 326
ALGOL	326
11.1 Origins of ALGOL.....	327
11.2 An Introduction to ALGOL	328
11.2.1 Data Objects.....	328
11.2.2 Flow Control	329
11.2.3 Storage Management.....	329
11.3 ALGOL 68.....	329
11.4 Burroughs ALGOL.....	331
11.5 Extended ALGOL and ESPOL.....	333
11.5.1 Program Description	336
11.5.2 Streaming Procedures	339
11.6 ALGOL Assessment	341
 Chapter Twelve	 343
Burroughs System Software	343
12.1 Programming Languages	343
12.2 CANDE.....	344
12.2.1 Files.....	344
12.2.2 Program Execution.....	345
12.3 Network Definition Language	346
12.3.1 Data Communication Network Description	347
12.3.2 DCP Programs.....	350
12.4 System Utilities.....	352
 Chapter Thirteen.....	 353
Master Control Program	353
13.1 I/O Operations	354
13.1.1 Files.....	354

13.2 Work Flow Management System.....	355
13.2.1 WFL Compiler	355
13.2.2 The Controller.....	356
13.2.3 Job Formatter	357
13.3 Work Flow Language	357
13.3.1 Library Maintenance.....	359
13.4 Operator Display Terminal	359
13.4.1 Program Status Commands.....	359
13.4.2 Dump Memory Commands.....	360
13.4.3 Program Management Commands.....	360
13.4.4 Program Status Commands	361
13.5 Menu-Assisted Resource Control	361
13.6 Multiprogramming.....	363
13.7 Time Sharing MCP	364
13.8 Accessing Peripheral Devices.....	365
13.9 Hardware Interrupts	365
13.10 System Startup	365
13.11 Codefiles.....	366
13.12 Processes.....	366
13.12.1 Dispatching	366
13.12.2 I/O Processing.....	367
13.13 System Management.....	367
13.14 Assessment of MCP	367
Chapter Fourteen	369
A Series Systems	369
14.1 A Plethora of As	369
14.1.1 A9 System.....	370
14.1.2 A10 System	373
14.2 A15 Series.....	374
14.2.1 Central Processor.....	375
14.2.2 Program Control Unit.....	375
14.2.3 Main Memory	376
14.2.4 System Control Cabinet	377
14.2.5 System Maintenance Station	377
14.3 Partitions	377
14.4 Actual Segment Descriptors	378
14.5 I/O Subsystem.....	378
14.5.1 Host Data Unit	378
14.5.2 I/O Subsystem.....	379
14.5.3 Mass Storage Systems.....	379

14.6 Unisys A17 Series.....	379
14.7 Small A Systems.....	380
14.8 A Series Assessment.....	380
Chapter Fifteen.....	381
Burroughs Small Systems.....	381
15.1 Burroughs B80 Series	381
15.1.1 Processor.....	383
15.1.2 Printers	383
15.1.3 Video Display Unit	383
15.1.4 Disc and Cassette Storage	384
15.1.5 I/O Channels	384
15.1.6 System Software	385
15.1.7 B800 System	385
15.2 Burroughs B90 Series	385
15.3 B900 Series.....	386
15.4 B20 Distributed Intelligence System	387
15.5 Assessment of Burroughs Small Systems.....	389
Chapter Sixteen	390
Assessment of Burroughs Systems.....	390
16.1 Early Burroughs Computers	390
16.2 Large System Design Objectives	391
16.3 Programming Considerations.....	392
16.3.1 Stacks and Performance	392
16.3.2 Descriptors and Performance	392
16.3.3 Memory Management.....	393
16.4 Burroughs Path to Merger.....	393
16.5 Burroughs B5000 and Successors.....	394
16.5.1 Burroughs Architecture Limitations.....	395
16.5.2 I/O Operations.....	395
16.5.3 The Burroughs Legacy	395
16.6 Burroughs and ALGOL	396
16.7 The Burroughs B2x00/B3x00 machines	397
16.8 Burroughs Small Systems.....	397
16.9 Burroughs A Series.....	398
16.10 The ClearPath Series.....	398
Exercises for the Reader	400
References	405

Glossary 414

Index 415

LIST OF FIGURES

- I-1. Burroughs Logo
- I-2. Burroughs Computer Families

- 1-1. Burroughs E101 Computer
- 1-2. E101 Pinboard
- 1-3. Burroughs E101 Advertisement
- 1-4. Burroughs E101 Advertisement
- 1-5. Magnetic Core States
- 1-6. Column Representation of a BCD Character
- 1-7. B180 Computer System

- 2-1. Burroughs B205 System Configuration
- 2-2. Burroughs 205 in “Lost in Space”
- 2-3. B205 Computer Cabinet
- 2-4. B205 Magnetic Electronic Power Supply
- 2-5. B205 System Architecture
- 2-6. B205 Registers
- 2-7. B205 Instruction Format
- 2-8. B205 Magnetic Drum
- 2-9. B205-Drum Bands
- 2-10. Burroughs DataFile Unit
- 2-11. B205 Shell Assembler Program Manual
- 2-12. B205 Emulator Home Page

- 3-1. B220 Computer System (Idealized View)
- 3-2. B220 Console
- 3-3. B220 Selected Computer System Components
- 3-4. B220 Control Console
- 3-5. B220 Magnetic Tape Drive
- 3-6. B220 Magnetic Tape Control Unit
- 3-7. B220 Paper Tape Reader
- 3-8. B220 Cardatron Unit
- 3-9. Cardatron Configuration
- 3-10. B220 Instruction Format
- 3-11. Program Framework

- 4-1. Burroughs 260 Computer System
- 4-2. Burroughs 270 Computer System
- 4-3. Burroughs 280 Computer System
- 4-4. B2x0 Operator Console
- 4-5. B2x0/B2x3 Series Instruction Format
- 4-6. B283 System

- 5-1. B720 System Architecture
- 5-2. B720 Memory Layout
- 5-3. B352 Communications Processor System Architecture
- 5-4. B720 Communications Configuration

- 6-1. Burroughs 2500 Electronic Data Processing System
- 6-2. B2500 System Console
- 6-3. B2500 Computer System
- 6-4. B2500/3500 System Architecture
- 6-5. B2500/B3500 Floating Point Number Format
- 6-6. B2500 Memory Cabinet
- 6-7. B2500/B3500 I/O Descriptor Structure
- 6-8. B2500/B3500 Instruction Format
- 6-9. B2500/B3500 8-Digit Instruction Format

- 7-1. B5500 Computer System
- 7-2. B5500 Open CPU Cabinet
- 7-3. B5000 Computer System
- 7-4. B5xxx System Cabinet Configuration
- 7-5. Use of P and T Registers
- 7-6. B5000 Storage Organization
- 7-7. B5x00 Data Word
- 7-8. Descriptor Structure
- 7-9. Input Operation Flow
- 7-10. B5000 Syllable Formats
- 7-11. MSCW Structure
- 7-12. B5500 Procedure Call Stack
- 7-13. RCW Structure
- 7-14. Burroughs Disk File
- 7-15. B5000 Program Reference Table

- 8-1. B6700 at Victoria University
- 8-2. Burroughs 6700 System Configuration

- 8-3. B6700 Registers
- 8-4. Burroughs 6700 Stack Mechanism
- 8-5. B6700 Stack History List
- 8-6. B6700 Activation Record
- 8-7. B6700 Descriptors
- 8-8. ALGOL Program with Addressing Levels Marked
- 8-9. Use of D Registers to Address Stack Frames
- 8-10. B6700 Multiple Stack Support
- 8-11. B6700 Processor Architecture
- 8-12. B6700 Transfer Controller
- 8-13. B6x00 Word Structure
- 8-14. B6700 I/O System
- 8-15. B6700 Unit Control Word
- 8-16. B6700 Area Descriptor
- 8-17. B6700 I/O Control Word
- 8-18. B6700 Result Descriptor
- 8-19. Program Word Fetching on the B6700 Series

- 9-1. B7700 Configuration
- 9-2. B7700 System Architecture
- 9-3. B7700 Program Buffer Word Format
- 9-4. B7700 Program Barrel
- 9-5. B7700 Execution Unit
- 9-6. Multiple Stack Implementation
- 9-7. B7700 Asynchronous I/O
- 9-8. B7700 Dynamic Path selection

- 10-1. B8500 System Configuration
- 10-2. B8500 System Architecture
- 10-3. Handling Interrupts
- 10-4. ADVAST Architecture
- 10-5. FINST Architecture
- 10-6. B8500 Communications Unit Architecture
- 10-7. Scratchpad 2 Word Format
- 10-8. B8500 Stack Structure
- 10-9. B8505 Thin-Film Memory Module
- 10-10. B8500 Instruction Format
- 10-11. Block Structure with Variable Length Records

- 11-1. Burroughs ALGOL Advertisement

12-1. B6700/B7700 Data Communications Environment

12-1. NDL Description of Network

13-1. MCP Job Flow

13-2. MARC Menu Example

13-3. Form Example

14-1. Unisys A9 Cabinet

14-2. Unisys A9 Processor System Architecture

14-3. Unisys A15 Central Processor Module System Architecture

15-1. Three Configurations of a B80

15-2. Burroughs B20 Desktop

15-3. Burroughs B20 Deskside System

LIST OF TABLES

- 1-1. E101/E102/E103 – Basic Characteristics
- 1-2. Partial E101 Instruction Set

- 2-1. B205 – Basic Characteristics
- 2-2. Manipulate or Transfer Information Instructions
- 2-3. Arithmetic Instructions
- 2-4. B Register Instructions
- 2-5. Decision and Branching Instructions
- 2-6. Input/Output Instructions

- 3-1. B220 – Basic Characteristics
- 3-2. B220 Console Instructions
- 3-3. B220 Control and Arithmetic Register Usage
- 3-4. B220 Other Register Usage
- 3-5. Magnetic Tape Storage Unit Instructions
- 3-6. Sign Digit Processing by Paper Tape Reader
- 3-7. Paper Tape Reader Instructions
- 3-8. High-Speed Printer Special Features
- 3-9. B220 Instructions
- 3-10. Operations for Program Framework

- 4-1. B2x0 – Basic Characteristics
- 4-2. B2xx Systems Console Description
- 4-3. B2xx Input/Output Instructions
- 4-4. B2xx Arithmetic Instructions
- 4-5. B2x0/B2x3 Control Instructions
- 4-6. B2xx Editing Instructions
- 4-7. B2xx Model 0 Improved Instructions
- 4-8. B2x3 New Instructions
- 4-9. B300 Optional Instructions

- 5-1. B700 – Basic Characteristics
- 5-2. Control Unit Registers
- 5-3. B720 Firmware Segments
- 5-4. Initialization Programs

5-5. Selected Utility Programs

- 6-1. Burroughs 2800 – Basic Characteristics
- 6-2. B2500 Operating Modes
- 6-3. CPU Registers
- 6-4. B2500/3500 System Memory
- 6-5. Address Memory Assignments
- 6-6. B2x00/3x00 Reserved Memory
- 6-7. I/O Result Descriptor Format
- 6-8. Control Flip-Flops
- 6-9. Address Controller Functions

- 7-1. B5000/B5500 – Basic Characteristics
- 7-2. Syllable Types
- 7-3. Bits 0-9 of Syllable Types
- 7-4. Processor Independent Interrupts
- 7-5. Processor Interrupts
- 7-6. Processor Dependent Interrupts
- 7-7. B5500 Registers
- 7-8. B5500 Flip Flops
- 7-9. Q Register Flip-Flops
- 7-10. E Register Bit Usage
- 7-11. B5500 Descriptor Bits
- 7-12. Functional Areas
- 7-13. Control Areas
- 7-14. D Register Fields
- 7-15. B5500 Label Descriptor Bits
- 7-16. MSCW Structure
- 7-17. B5500 Procedure Descriptor Bits
- 7-18. RCW Structure Description

- 8-1. B6700 – Basic Characteristics
- 8-2. CPU Registers
- 8-3. CF Register Description
- 8-4. Burroughs 6700 Stack Mechanism
- 8-5. B6700 Tag Bits
- 8-6. B6700 Stack Control Words
- 8-7 Data Segment Descriptor Structure
- 8-8. B6700 Memory Allocation
- 8-9. Operator Interrupts
- 8-10. Machine Condition Interrupts

- 8-11. External Interrupts
- 8-12. Data Communications Adapters
- 8-13. DCP Adapter Cluster Interface Registers
- 8-14. DCP CPU Registers
- 8-15. Selected SCAN IN Functions
- 8-16. Arithmetic Operators
- 8-17. Type-Transfer Operators
- 8-18. Logical Operators
- 8-19. Relational Operators
- 8-20. Branch Operators
- 8-21. Universal Operators
- 8-22. Store Operators
- 8-23. Stack Operators
- 8-24. Literal Call Operators
- 8-25. Index and Load Operators
- 8-26. Scale Operators
- 8-27. Bit Operators
- 8-28. Transfer Operators
- 8-29. String Transfer Operators
- 8-30. Compare Operators
- 8-31. Edit Operators
- 8-32. Pack Operators
- 8-33. Input Convert Operators
- 8-34. Subroutine Operators
- 8-35. Enter Vector Mode Operators
- 8-36. Vector Mode Operators
- 8-37. Variant Mode Operators
- 8-38. Scan Operators

- 9-1. B7700 – Basic Characteristic
- 9-2. Execution Unit Registers

- 10-1. B8500 – Basic Characteristic
- 10-2. B8500 Central Processor Registers
- 10-3. B8500 Channel Capacity
- 10-4. I/O Channel Allocation
- 10-5. Variant Symbol Definitions
- 10-6. Fetch and Store Instructions
- 10-7. Jump Instructions
- 10-8. Stack Manipulation Instructions
- 10-9. Stack Manipulations

- 10-10. Arithmetic Operations
- 10-11. Double Precision Operations – Vd Values
- 10-12. Logical Operations
- 10-13. Field Operations
- 10-14. Control Operations
- 10-15. Types of Files

- 11-1. ESPOL Intrinsic
- 11-2. Stream Address Statements

- 12-1. File Attributes
- 12-2. Program Execution Commands
- 12-3. Data Communication Network Elements
- 12-4. Selected System Utilities

- 13-1. Selected Work Flow Language Commands
- 13-2. Library Maintenance Operations
- 13-3. Program Status Commands
- 13-4. Dump Memory Commands
- 13-5. Program Operation Commands
- 13-6. Program Status Commands

- 14-1. Selected Enhanced A15 Models – Basic Characteristics
- 14-2. Unisys A15 Hard Disk Drives

ACKNOWLEDGEMENTS

This book would not have been possible with the assistance of my proofreader – Rebecca C.K. Williams. She did yeoman duty in carefully scrutinizing every word and formatting to make sure I followed the procedures established by Cambridge Scholars Publishing.

I also want to acknowledge the contributions of the family cats – Scooby, Tatiana, Boris, and Molly – who kept me company during periods of intense writing and were always willing to interrupt to get their daily treats and pettings.

I want to acknowledge the assistance and patience of Ms. Helen Edwards, my Commissioning Editor, at Cambridge Scholars Publishing, to shepherd this book to completion. I also want to acknowledge the assistance of Courtney Blades – Designer, Amanda Millar – Typesetting Manager, and Sophie Edminson – Designer, all at Cambridge Scholars Publishing who designed and prepared the version of the book that the reader currently holds.

This book is dedicated to my dear wife, Chryl, who has provided the time to write this volume and the many more to come in this series.

Finally, this book is also dedicated to my daughter, Rebecca, and her husband Conrad Williams, and to my granddaughter, Isobel Freya Williams. It is also dedicated to my son, John, and his wife Sara for their continued support.

INTRODUCTION

THE BURROUGHS CORPORATION

The Burroughs Corporation created computing machines primarily for the banking industry. It evolved from the American Arithmometer Corporation (AAC), which originally sold various types of accounting machines. AAC was formed in 1886 in St. Louis, Missouri to sell the adding machine invented by William Seward Burroughs. In 1903, after having made a profit of \$600,000, the company decided to relocate in order to expand its manufacturing capabilities. The move to Detroit, Michigan was completed in 1904 (Gray and Smith 2003).

In 1905, the name was changed to the Burroughs Adding Machine Company (BAMC), in honor of William Seward Burroughs, who had died in 1898. That same year, BAMC sold more than 15,000 machines (Gray and Smith 2003). Over the next fifty years, Burroughs grew into the biggest adding machine company in the United States. It introduced many different products, including assorted variations of the basic adding machine, typewriters, check protectors, and finally, computers.

During World War II, Burroughs applied its manufacturing expertise to producing the Norden bombsight for the U.S. Air Force. This meant that by the end of the war, the company was virtually debt free, but needed a new area of business on which to focus. It was for this reason that John Coleman, then company president, decided to transition the company's manufacturing sights on computers, an up-and-coming technical area. He hired Irven Travis from the University of Pennsylvania's Moore School of Engineering to establish a computer research center in Philadelphia so that the company could draw on the Moore School's expertise (Gray and Smith 2003).

In 1953 the BAMC was renamed the Burroughs Corporation to reflect the broad scope of products, which it manufactured. While it still produced adding and calculating machines, especially for banks and similar institutions, the company began to focus more heavily on the computer field, leading Burroughs Corporation to purchase ElectroData Corporation for its Datatron 205 and 220 models (Morgan 1953).

While Burroughs continued to develop this family and excel in the technology arena, it was losing the battle to IBM's superior sales force in the business arena. A lucrative sector was the Government Systems Division in Paoli, Pennsylvania established in order to compete with IBM, which designed and delivered the D825 for NSA, SAGE, and other government projects.

In order to compete with IBM, Burroughs focused on reducing the semantic gap that existed between programming languages and hardware architectures. Burroughs bridged the gap by aligning hardware with the high-level languages. The resulting B5xxx/6xxx/7xxx series large-scale systems were stack machines that efficiently executed ALGOL. The operating system, called the Master Control Program (MCP), was programmed in an ALGOL-variant called ESPOL - Executive Systems Programming Oriented Language, almost a decade before UNIX, the first OS to be written in a high-level programming language.

The medium-scale machines, the B28xx/38xx/48xx series, were focused at the business world and executing COBOL (thus everything was done with BCD including addressing memory. Figure I-1 presents the Burroughs logo.



Figure I-1. Burroughs Logo

Source: Burroughs 1967bb

Courtesy of Unisys Corporation

The B1700/1800/1900 series, also known as the B1000 series, was perhaps the only "universal" solution from this perspective because it used idealized virtual machines for any language. The B1000 series is described in a forthcoming volume tentatively entitled *Microprogrammed Machines*.

In 1962, Burroughs announced the B5500, perhaps the most revolutionary computer system ever built for computing. Few people realize how many innovations introduced with the B5500 permeate the computer industry today. It was the first commercial computing system to use virtual memory.

Burroughs also abandoned the concept of a machine being oriented to business or scientific applications and sold the machine into both communities. It introduced the concept of programming a computer system in a high-level programming language, ALGOL. And, it was one of the first machines to operate at 1 MHz or better.

Burroughs had worked with System Development Corporation (SDC) of Santa Monica, California in the early development of SAGE. SDC performed research and analysis for many government agencies over the years. Burroughs acquired SDC in 1980, which provided Burroughs with an analytical arm and a possible entry into government agencies where it might be able to sell its machines. This entry did not significantly materialize and Burroughs was unable to gain market share.

In September 1986, Burroughs merged with Sperry Rand Corporation to form the Unisys Corporation, which yielded the second largest computer manufacturing company in the United States. This merger brought together two of the original mainframe companies into a single entity which continues to exist today and still supports both the Univac and Burroughs architectures and operating systems.

A contest was held to name the new company, which emerged as Unisys – from UNited Information SYStems. The name Burroughs disappeared from the ranks of computer manufacturers although its machines continue to be manufactured by Unisys as the Libra series of machines (circa 2022). In the beginning, it was unclear whether the company would thrive given that it had two incompatible computer families. However, it successfully successfully navigated the issues of maintaining two largely incompatible architectures by emulating them on commodity microprocessors.

As at the time of writing, Unisys is one of two mainframe manufacturers – the other, of course, being IBM. It is interesting that both Unisys (from ERA, Remington Rand, Univac, etc.) and IBM were there at the beginning of the computer industry and continue to exist to this day.

William Seward Burroughs (abt. 1855 – 1898) In the 1870's, Burroughs began his career as a bank clerk in the Cayuga County National Bank in Auburn, New York. Eventually, he returned to work in his father's shop where he built models for casting. Convinced that there was a better way to do arithmetic computations for banking, Burroughs designed and created a machine to carry out the computations. After his initial machine was found to be impractical, he and several businessmen organized the American Arithmometer Company (AAC) in St. Louis, St. Louis, Missouri. Through trial and error, he developed a machine that was practical and easy to use. He was granted a patent for the machine in 1888. In 1897, Burroughs received the John Scott Medal from the Franklin Institute in Philadelphia, Pennsylvania for his invention. It became a commercial success, but he died before seeing much money from it. By the time of his death in 1898, AAC was manufacturing calculators for sale in the U.S. and Great Britain. Source: Wikipedia, History-Computer UNK.

Burroughs developed several families of machines – the B200 series, the B1000 series, the B2500/3500 series, the B5xxx/6xxx/7xxx series, and the D8xx Series. The B8500, based in part on the D8xx series, will be described in this volume. Figure I-2 is a Burroughs advertisement that ran in *Scientific American* in September 1968.

Note: The Burroughs D8xx machines will be described in the forthcoming volume entitled *Special Machines: Military Computers and Unique Architectures*.

Caveat

Any errors are the responsibility of the author alone – whether they be of omission or commission. Comments and suggestions related to edits and amendments to the book are welcomed by the author. They will be acknowledged with appropriate citation.